LPC5410x

Vendor Web: NXP Semiconductors

download svd file

All devices of this Vendor

Name : LPC5410x

description : LPC5410x Cortex-M4 MCU; Cortex-M0+ coprocessor

Architecture

Architecture : ARM Cortex-M4 (CM4)

revision : r0p0

endian : little

Memory Protection Unit (MPU) : available

Floating Point Unit (FPU) : available

Number of relevant bits in Interrupt priority : 3

Peripherals

name : ADC0
description : 12-bit ADC controller 0
base address : 0x0
Interrupt (26) ADC_SEQA
Interrupt (27) ADC_SEQB
Interrupt (28) ADC_THCMP

name : ADVSYSCON
description : Advanced System configuration
base address : 0x0
Interrupt (1) BOD

name : ASYNCSYSCON
description : Asynchronous system configuration
base address : 0x0

name : CRC
description : CRC engine
base address : 0x0

name : CT32B0
description : Standard counter/timer 0
base address : 0x0
Interrupt (11) CT32B0

name : CT32B1
description : Standard counter/timer 1
base address : 0x0
Interrupt (12) CT32B1

name : CT32B2
description : Standard counter/timer 2
base address : 0x0
Interrupt (13) CT32B2

name : CT32B3
description : Standard counter/timer 3
base address : 0x0
Interrupt (14) CT32B3

name : CT32B4
description : Standard counter/timer 4
base address : 0x0
Interrupt (15) CT32B4

name : DMA
description : DMA controller
base address : 0x0
Interrupt (3) DMA

name : GINT0
description : Group GPIO input interrupt 0
base address : 0x0
Interrupt (4) GINT0

name : GINT1
description : Group GPIO input interrupt 1
base address : 0x0
Interrupt (32) GINT1

name : GPIO
description : General Purpose I/O
base address : 0x0

name : I2C0
description : I2C-bus interface 0
base address : 0x0
Interrupt (21) I2C0

name : I2C1
description : I2C-bus interface 1
base address : 0x0
Interrupt (22) I2C1

name : I2C2
description : I2C-bus interface 2
base address : 0x0
Interrupt (23) I2C2

name : INPUTMUX
description : Input multiplexing
base address : 0x0

name : IOCON
description : I/O pin configuration
base address : 0x0

name : MAILBOX
description : Mailbox
base address : 0x0
Interrupt (31) MAILBOX

name : MRT
description : Multi-Rate Timer
base address : 0x0
Interrupt (10) MRT

name : PINT
description : Pin interrupt and pattern match engine
base address : 0x0
Interrupt (5) PIN_INT0
Interrupt (6) PIN_INT1
Interrupt (7) PIN_INT2
Interrupt (8) PIN_INT3
Interrupt (33) PIN_INT4
Interrupt (34) PIN_INT5
Interrupt (35) PIN_INT6
Interrupt (36) PIN_INT7

name : RIT
description : Repetitive Interrupt Timer
base address : 0x0
Interrupt (40) RIT

name : RTC
description : Real-Time Clock
base address : 0x0
Interrupt (29) RTC

name : SCT0
description : State Configurable Timer/PWM 0
base address : 0x0
Interrupt (16) SCT0

name : SPI0
description : SPI0
base address : 0x0
Interrupt (24) SPI0

name : SPI1
description : SPI1
base address : 0x0
Interrupt (25) SPI1

name : SYSCON
description : System configuration
base address : 0x0

name : USART0
description : USART0
base address : 0x0
Interrupt (17) UART0

name : USART1
description : USART1
base address : 0x0
Interrupt (18) UART1

name : USART2
description : USART2
base address : 0x0
Interrupt (19) UART2

name : USART3
description : USART3
base address : 0x0
Interrupt (20) UART3

name : UTICK
description : Micro-tick timer
base address : 0x0
Interrupt (9) UTICK

name : VFIFO
description : System FIFO for Serial Peripherals
base address : 0x0

name : WWDT
description : Windowed Watchdog Timer
base address : 0x0
Interrupt (0) WDT


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.